

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
8 April 2004 (08.04.2004)

PCT

(10) International Publication Number
WO 2004/030219 A1

(51) International Patent Classification⁷: H03M 1/10

(74) Agents: GATES, Marie, Christina, Esther et al.;
Tomkins & Co., 5 Dartmouth Road, Dublin 6 (IE).

(21) International Application Number:
PCT/IE2003/000129

(22) International Filing Date:
24 September 2003 (24.09.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/414,166 27 September 2002 (27.09.2002) US

(71) Applicant (*for all designated States except US*): ANA-
LOG DEVICES, INC. [US/US]; One Technology Way,
Norwood, MA 02062 (US).

(72) Inventors; and

(75) Inventors/Applicants (*for US only*): DEMPSEY, Dennis,
A. [IE/IE]; Ballinveala, Crecora, County Limerick (IE).
O'DWYER, Thomas, G. [IE/IE]; Shrawickeen, Clonlara,
County Clare (IE). BRENNAN, Oliver, James [IE/IE];
14 Park Avenue, Adare, County Limerick (IE). WALSH,
Alan [IE/IE]; Ballycon, Mountlucas, Tullamore, County
Offaly (IE). VINEREANU, Tudor [RO/IE]; 6 Keysers
Court, Frenches Quay, Cork City (IE).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC,
SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA,
UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,
ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO,
SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM,
GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG):

Published:

- with international search report
- before the expiration of the time limit for amending the
claims and to be republished in the event of receipt of
amendments

*For two-letter codes and other abbreviations, refer to the "Guid-
ance Notes on Codes and Abbreviations" appearing at the begin-
ning of each regular issue of the PCT Gazette.*

(54) Title: SYSTEM AND METHOD FOR DIGITAL COMPENSATION OF DIGITAL TO ANALOG AND ANALOG TO DIG-
ITAL CONVERTERS



(57) Abstract: The present invention relates to a system and method for digitally compensating signal converters and in particular a digital to analog converter which receives digital input data for a digital to analog converter and supplies anti-function digital coefficients derived from the error function of the digital to analog converter and corresponding to the digital input data and applies the anti-function digital coefficients to the digital input data to pre-condition the digital input data to compensate

for the error function of the digital to analog converter. The invention also extends to analog to digital converters.

BEST AVAILABLE COPY

WO 2004/030219 A1

THIS PAGE BLANK (USPTO;

JC12 Rec'd PCT/PTC 21 MAR 2005

Title

System and Method for Digital Compensation of Digital to
Analog and Analog to Digital Converters

5

Field of the Invention

This invention relates to a digitally compensated signal
converter method and system with anti-function correction,
10 in particular to digital to analog converters. The
invention also extends to analog to digital converters.

Background to the Invention

15 Converters, for example digital to analog converters
(DAC's), can be calibrated to correct linearity errors
through mixed-signal analog solutions with correction DACs
to compensate for random and systematic errors. In that
approach the output of the primary DAC is compared with a
20 reference or ideal output. A difference between the two
results in a signal being delivered to a correction DAC to
cause it's output to drive the difference toward zero.
While this approach effects a reduction of the error, it
introduces other shortcomings. It requires a mixed signal
25 solution using analog and digital components which add to
the complexity. Further, the two DACs must be closely
monitored so that conditions will affect both DAC's
similarly e.g. both have the same changes in response to a
change in temperature. It also results in a larger system
30 due to interconnects and partitioning of the design. The
same problems exist for analog to digital converters
(ADC's).

One typical prior art system for compensating for digital to analog converter errors is shown in Fig. 9, where the primary DAC 90 is accompanied by a correction DAC 92, a comparator 94, summing circuit 96 and SAR (Successive Approximation Register) logic 98. In operation, the output of DAC 90 is compared to an ideal reference by comparator 94. The SAR logic provides an input to correction DAC 92 drive summing circuit 96 to minimize the difference sensed by comparator 94. The output of DAC 92 is summed with the output of DAC 90 in summer 96 and delivered back to comparator 94. As indicated earlier in the background one of the problems with this approach is that DACs 92 and 90 must be matched so that they respond similarly to the same conditions, e.g. process, voltage, temperature (PVT). In addition there is the expense and complexity of the added DAC and its associated circuitry. This also employs a mixed signal approach which increases complexity and cost.

US Patent number US6,292,125 discloses a system and method for digital-to-analog conversion which provides an accurate and reliable digital-to-analog conversion. The system discloses a DAC comprising a plurality of analog weight having associated digital sizes. The conversion works by receiving a binary input, searching for selected weights from the analog weights, which has an associated digital size, then outputs a sum of the selected analog weights. A problem with this US patent is that the architecture is constrained by using elements of differing weights. Using different sizes is widely known as a bad practice, to those skilled in the art, for matching purposes. This constraint results in degradation of second order effects e.g.. temperature & voltage coefficient mismatch, which are also important on high performance

designs. There may also be a large memory requirement to store weights for each element and this is especially true for architectures with many contributing elements e.g. string DACs with 2^N elements or as that disclosed in another US patent document US5,969,657 which makes the weight table of the converter excessively large and complex. The mapping of the weights also becomes more complex.

Another US patent number US6,456,112 discloses a system for calibrating data converters which uses pre-digital error correction codes, which directly reflect the behaviour of each stage of an analog to digital converter. The system operates by providing one or more pre-digital error correction codes from the input signal which are compared to transition voltage expressions by using a 0 or 1 output to improve the accuracy and calibration of the analog to the digital converter. However a problem with this patent is that the error codes do not represent the complete error in the signal. Furthermore this system is specifically directed to compensating the error on the output digital signal of an analog to digital converter.

Object of the Invention

It is therefore an object of this invention to provide an improved digitally compensated digital to analog converter (DAC) system and method with anti-function calibration. The invention also aims to provide an improved digitally compensated analog to digital converter (ADC) system and method with anti-function calibration.

It is a further object of this invention to provide to such an improved digitally compensated digital to analog converter (DAC) system and method to correct the error function wholly digitally.

5

It is a further object of this invention to provide such an improved, digitally compensated digital to analog converter (DAC) system and method which is less expensive, requires less interconnect elements and analog components and dramatically reduces the need for matching components to avoid errors due to diverse component responses to changing conditions.

It is a further object of this invention to provide such an improved digitally compensated digital to analog converter (DAC) system and method which eliminates the need for additional correction DACs and the attendant need to match characters of the correction DAC and primary DAC to compensate for changes in temperature or other conditions.

20

It is a further object of this invention to provide such an improved digitally compensated digital to analog converter (DAC) system that can be integrated as a single unit, minimizing the design sensitivity to topological effects such as wafer fabrication processing gradients and package stress effects and is more robust to connectivity sensitivities.

It is further object of this invention to provide an improved digitally compensated signal converter system and method with anti-function calibration.

30

Summary of the Invention

The present invention, as set out in the appended claims,
5 features a digitally compensated digital to analog
converter system including a digital to analog converter
and a storage device for storing the anti-function digital
coefficients corresponding to the error function of the
digital to analog converter. An anti-function processor
10 applies the anti-function digital coefficients to the
digital input to the digital to analog converter to
digitally compensate for the error function of the digital
to analog converter.

15 The invention results from the realisation that a less
complex, in an analog sense, more robust compensation of a
digital to analog converter may be effected by applying to
the digital input to the DAC anti-function digital
processor to precondition the digital input to compensate
20 for the error function of the DAC and the further
realisation that those digital coefficients can be
generated by measuring the output of the DAC with known
inputs, determining the error function of the DAC from the
measured outputs, and combining the error function with a
25 suitable mathematical expression to generate the anti-
function digital coefficients. A variety of digitised basis
functions can be used to create the anti-(error) function
for compensating for DAC transfer function errors. There
are a large variety of digitised basis functions known in
30 the art of mathematics or which can be derived from
mathematical textbooks, for example 'Linear System
Theory', W. J. Rugh, 2nd Edition, Prentice Hall 1996.

Heretofore, no system or method relies on the fact the error of a digital signal can be wholly represented by using a single digital basis function to generate digital anti-function co-efficient to precondition the digital signal before the digital signal enters the DAC for conversion. Orthogonal basis functions can be used to describe signals and one of the most commonly used orthogonal basis functions is Fourier series and the Fourier transform and Fast Fourier Transform (FFT) techniques are in ubiquitous use for real-world time/frequency domain signal analysis. For digital signals Radamacher functions or Walsh functions are more applicable. The digital basis functions used and described in this application are non time-based basis functions, e.g. non-FFT, but specifically relate to the converter transfer function i.e. the analog converter signal level vs. the converter code.

In a preferred embodiment, there may be a anti-function coefficient generator system for generating the anti-function digital coefficients. The anti-function coefficient generator system may include an anti-function coefficient generator and a switching device to interconnect the digital anti-function processor with a digital to analog converter in a correction mode and interconnect the anti-function coefficient generator with the digital to analog converter in a calibration mode. The anti-function coefficient generator system may include an analog to digital converter with its input connected to the output of the digital to analog converter and the anti-function generator for delivering in the calibration mode selected codes through the switching device to the digital to analog converter and receiving from the analog to the

digital converter a digital representation of the analog output for the digital to analog converter. The anti-function generator system may include a storage device for storing generated anti-function digital coefficients. The
5 anti-function generator system may include a microprocessor.

In one embodiment, it is preferable that the digital basis function is a transfer function having multi section
10 output levels. In other embodiments the basis function is a linear transfer function or orthogonal basis function. Ideally the anti-function coefficients are provided by an analog to digital converter measuring an analog level coupled to the output of said digital to analog converter
15 to generate a digital signal supplied to said anti-function coefficient generator.

In one embodiment the anti-function generator comprises an Arithmetic Logic Unit (ALU) and control logic
20 with means to implement multiple digital basis functions to provide said anti-function digital coefficients and an optional storage device having anti-function coefficient memory. The control logic comprises means for providing control signals to said anti-function coefficient generator
25 and to a strobe signal to said analog to digital converter.

In another embodiment the system comprises means for said calibration mode to be re-run a number of times to reduce errors during said correction mode.

30

Another aspect of the present invention provides a digitally compensated analog to digital converter system comprising an analog to digital converter, a storage device

for storing anti-function digital coefficients corresponding to an error function of the analog to digital converter and an anti-function processor for applying generated anti-function digital coefficients to the digital
5 output of the analog to digital converter for digitally compensating for the error function of the analog to digital converter.

In a further aspect of the present invention, there is
10 provided a digitally compensated signal converter system comprising a signal converter, a storage device for storing anti-function digital coefficients corresponding to an error function of the signal converter and an anti-function processor for applying generated anti-function digital
15 coefficients to a digital signal of the signal converter for digitally compensating for the error function of the signal converter.

The invention also features a method of digitally
20 compensating a digital to analog converter including receiving digital input data for a digital to analog converter and supplying anti-function digital coefficients derived from the error function of the digital to analog converter and corresponding to the digital input data. The
25 anti-function digital coefficients are applied to the digital input data to precondition the digital input data to compensate for the error function of the digital to analog converter. The supplying of the anti-function digital coefficients may include generating the error
30 function. Generating the error function may include providing a digital input code to the digital to analog converter measuring the corresponding output of the digital to analog converter and substantially calculating the error

function from the measured output of the digital to analog converter. Supplying the anti-function digital coefficients may include selecting a digital basis function, calculating from the basis function and the error function at least one
5 anti-function digital coefficient corresponding to the provided digital input code.

The invention also features a method of generating anti-function digital coefficients for a digital to analog
10 converter including selecting a digital basis function and providing a digital input code to the digital to analog converter. The output of the digital to analog converter corresponding to the input code is measured. The error function of the digital to analog converter is
15 substantially calculated from the measured output and from the error function and the digital basis function are calculated from the anti-function digital coefficients.

The invention further features a digitally compensated
20 digital to analog converter system including a digital to analog converter and an anti-function coefficient generator system for calculating the anti-function digital coefficients corresponding to the error function of the digital to analog converter. There is an anti-function
25 processor for applying the anti-function digital coefficients to the digital input to the digital to analog converter for digitally compensating for the error function of the digital to analog converter.

30 In a preferred embodiment the anti-function coefficient generator system may include an anti-function coefficient generator and a switching device for interconnecting the digital anti-function processor with

the digital to analog converter in a correction mode and interconnecting the anti-function coefficients generator with the digital to analog converter in a calibration mode. The anti-function coefficient generator system may include
5 an analog to digital converter with its input connected to the output of the digital to analog converter and the anti-function generator delivers in the calibration mode selected codes to the switching device to the digital to analog converter and receives from the analog to digital
10 converter a detailed representation of the analog output from the digital to analog converter. The anti-function generator system may include a microprocessor.

The invention further provides a method of digitally
15 compensating an analog to digital converter comprising the steps of, receiving digital signal data for an analog to digital converter, supplying anti-function digital coefficients derived from the error function of the analog to digital converter corresponding to the digital signal
20 data and applying the anti-function digital coefficients to said digital input data to precondition said digital input data to compensate for the error function of said analog to digital converter.

25 In yet another aspect of the present invention there is provided a method of digitally compensating a signal converter comprising, receiving digital signal data for a signal converter, supplying anti-function digital coefficients derived from the error function of the signal
30 converter corresponding to the digital signal data, and applying the anti-function digital coefficients to said digital signal data to precondition said digital signal data to compensate for the error function of said signal

converter

The invention also provides a computer program comprising program instructions for causing a computer program to
5 carry out at least one or all of the steps of the above method, which may be embodied on a record medium, carrier signal or read-only memory.

Brief Description of the Drawings

10

Other objects, features and advantages will occur to those skilled in the art from the following description of a preferred embodiment and the accompanying drawings, in which:

15

Fig. 1 is a simplified block diagram of a digitally compensated digital to analog converter system according to this invention;

20

Fig. 2 is a more detailed block diagram of the digital anti-function circuit of Fig. 1;

Fig. 3A is a more comprehensive block diagram which shows the anti-function coefficient generator system in
25 addition to the digital anti-function circuit of Fig. 2;

Fig. 3B is a block diagram of an alternative construction of the digital anti-function circuit and anti-function coefficient generator system of Fig. 3A;

30

Fig. 3C is a block diagram is another construction of the digital anti-function circuit and anti-function coefficient generator system of Fig. 3A;

Fig. 3D is a block diagram of a further construction of the digital anti-function circuit and anti-function coefficient generator system of Fig. 3A

5

Fig. 4 is a flow chart of the method of calibrating to obtain the anti-function digital coefficients according to this invention;

10 Fig. 5 is a flow chart of the method of correcting by applying the anti-function digital coefficients according to this invention;

Fig. 6 is an illustration of an uncorrected DAC output transfer function, an ideal linear transfer function and the error and anti-function;

15

Fig. 7 is a schematic block diagram of an anti-function processor circuit for applying the corrective anti-function digital coefficients to recondition DAC digital input;

20

Fig. 8 is a schematic block diagram of an anti-function generator for generating the corrective anti-function digital coefficients; and

25

Fig. 9 is a block diagram of a prior art circuit using a correction DAC to correct a primary DAC;

30 Fig. 10 is a block diagram of a single stage analog to digital converter (ADC);

Fig. 11 is a block diagram of a typical multi-stage ADC architecture;

Fig. 12 is a simplified block diagram of a digitally compensated analog to digital converter system according to this invention;

Fig. 13 is a more detailed block diagram of the digital anti-function circuit of Fig. 12;

Fig. 14 is a more comprehensive block diagram which shows the anti-function coefficient generator system in addition to the digital anti-function circuit of Fig. 13.

Detailed Description of the Drawings

Aside from the preferred embodiment or embodiments disclosed below, this invention is capable of other embodiments and of being practiced or being carried out in various ways. Thus, it is to be understood that the invention is not limited in its application to the details of construction and the arrangements of components set forth in the following description or illustrated in the drawings. Furthermore, for the sake of clarity, the invention is described in detail for an embodiment of digitally compensating a digital input to a DAC only. It will be appreciated that the invention can be employed on the output digital signal of a conventional analog to digital converter in an inverse manner as for the DAC. In both cases the error function can be compensated by digital compensation of the digital converter signal.

There is shown in Fig. 1, a digitally compensated digital to analog (DAC) converter system 10 according to this invention including a digital to analog converter 12 with a transfer function (not shown) to be compensated and a digital anti-function circuit 14 which intercepts the digital input X_1 to DAC 12 and preconditions it before delivering it as input X_2 to DAC 12 to compensate for an error function of DAC 12. The transfer function of the DAC system 10 is thus substantially the desired transfer function in order for the DAC 12. In measuring and compensating for the DAC error via digital calibration, errors in the DAC reference path and any additional error sources between the DAC output and the chosen ADC sense point can be included in the calibration. This enables the DAC calibration to absorb and compensate the associated error sources.

The anti-function circuit 14 serves to digitally apply a compensating transfer function to substantially reduce or remove the error function of the digital to analog converter using a digital, quantised basis function. The anti-function coefficient generator of the present invention is a system design to measure the analog signal error function, substantially calculate the quantised inverse function of the DAC 12 error function using a basis function and store the resultant coefficients.

Digital anti-function circuit 14 may include an anti-function processor 16, Fig. 2, and a memory 18. Memory 18 or other storage device stores the anti-function digital coefficients corresponding to the error function of the digital to analog converter 12. Anti-function processor 16

utilizes the anti-function digital coefficients in storage or memory 18 to the digital analog converter 12 in order to digitally compensate for the error function of the digital to analog converter 12.

5

Also included is an anti-function coefficient generator system 20, as illustrated in Fig. 3A, which includes an anti-function coefficient generator 22 including a storage device, such as memory 24, and a micro-processor 26. There is a switching circuit 28 and an analog to digital converter 30. In the correction mode switch 28 delivers the output X'_1 of anti-function processor 16 to the input of DAC 12. As previously explained anti-function processor 16 uses the anti-function digital coefficients stored in storage or memory 18. These are obtained in the calibrate mode when a calibrate signal is delivered on line 32, the calibration mode is involved to anti-function generator 22 a bypass signal on line 34 causes switch 28 to cease providing the input X'_1 from anti-function processor 16 to DAC 12 and instead provides the output X''_1 . At this time anti-function coefficient generator 22 will provide a digital code through switch 28 to DAC 12; the analog output of DAC 12 is measured by analog to digital converter 30 and the digital signal is provided on line 34 to anti-function coefficient generator 22. Here the measured output of DAC 12 is compared with the ideal output and error function coefficients are generated either at this time or when all of the codes and measurements have been taken. The anti-function coefficient generator 22 calculates from the error function(s) stored in storage 24 the anti-function digital coefficients and provides them through anti-function processor 16 to be stored in memory 18. When the calibrate

signal is removed switch 28 is then enabled to apply the X'_1 output from anti-function processor 16 directly to DAC 12.

5 While in Fig 3A, the anti-function digital coefficients are stored in storage or memory 18 and applied as necessary by anti-function processor 16 this is not a necessary limitation of the invention, for example, as shown in Fig. 3B, the anti-function digital coefficients
10 may be generated by anti-function coefficient generator 22a, Fig 3B, as needed and supplied directly to anti-function processor 16 upon request. In that case, typically, storage 24a would store not the measured values of the DAC 12 output but rather the error function for
15 those measured values, which have been calculated and stored in storage 24a. When requested and identified by code any one or more of those error function coefficients will be retrieved and combined with the basis function to substantially calculate the anti-function digital
20 coefficients. Instead of the error function the raw data from the measured output of DAC 12 may be stored in storage 24a, in which case, a first calculation of the error function followed by calculation of the anti-function coefficient will have to be effected on an as needed basis.
25 This approach shown in Fig. 3B, eliminates the need for large memory or storage 18 but requires a larger storage 24a in order to store the raw or measured data or alternatively the error function. It may also require a greater processing ability in order to calculate the
30 coefficients each time a new request is made by anti-function processor 16.

Referring now to figs. 3C and 3D illustrates alternative embodiments of the present invention. In these embodiments the anti-function calibration is carried out without the multiplexer 28. The anti-function generator 5 22b, 22c comprises the capability to write the output X2 by manipulating the anti-function coefficients. For example, there may be a set of coefficients which make $X2=X1$. In another example, X2 maybe controllable via the anti-function generator 22b, 22c to provide the required data to 10 the DAC 12. While figures 3A and 3B show systems where a switch or multiplexer 28 is needed to differentiate between calibration mode and correction mode, this is not necessary a limitation of the invention. The systems shown in figures 3C and 3D use the anti-function generator 22b, 22c to 15 provide a digital code to the DAC 12. The analog output of the DAC 12 is measured by the ADC 30b, 30c and the digital signal is provided to the anti-function coefficient generator 22b, 22c respectively.

20 While in figure 3C the anti-function digital coefficients are stored in a storage device 18, in figure 3D they are generated, as needed, by the anti-function coefficient generator 22c.

25 The method of operation of the invention using the system of Fig. 3A involves two modes, a calibration mode and a correction mode. The calibration mode is shown in Fig. 4, where a basis function and code specifics are first selected in step 40 after which comparison is made as to 30 whether all the anti-function codes have been measured in step 42. If they have not, the output of DAC 12 is measured after the next code 44 has been delivered to DAC 12 and sufficient settling time has been allowed and then

the error function may be substantially calculated and stored as step 46. The anti-function code counter 48 is incremented in step 48 and the system returns again to step 42 or it continues until all of the anti-function codes
5 have been measured. Following this the inquiry is made as to whether all the anti-function digital coefficients have been calculated in step 50. If they have not, then the next anti-function digital coefficient is calculated from the stored error function and the selected basis function
10 in step 52. The anti-function digital coefficient is then stored in step 54 and the anti-function digital coefficient counter is incremented in step 56. This continues until all the anti-function digital coefficients are calculated at which point the system is done as indicated as 58. As
15 indicated previously the error function need not be stored and the coefficients need not be calculated and stored ahead of time but rather may be done on an as needed basis as indicated in Fig. 3B.

20 In a correction mode, Fig. 5, the system receives the DAC digital input data, such as X_1 in step 60 and then retrieves the corresponding anti-function digital coefficients from memory in step 62. These anti-function digital coefficients are applied in step 64 to the digital
25 input data X_1 to obtain the corrected digital input data X_2 . The corrected digital input data is then applied in step 66 to the DAC. In this way the inputs of the DAC are preconditioned to compensate for the error function of the DAC.

30

The different functions may be more readily understood by referring to Fig. 6, where the uncorrected DAC output 70 is plotted along with an ideal linear transfer function 72.

Alternative transfer functions maybe used, for example a logarithmic transfer function. A conventional linear transfer function, equation 1 which can be used in the DAC 12 is:

$$Y = n * [(V_{ref+} - V_{ref-}) / 2^N] + V_{ref-} \quad \text{Eq. 1}$$

Where Y = DAC output level

n = the DAC code

N = the resolution of the DAC

The difference between the two determines the error function 74. An anti-function or anti-error function 76 is generated to compensate for the error function 74 and result in the DAC's output more nearly approaching the ideal linear transfer function 72. Thus by pre-conditioning the input with the anti function 76 the error function is compensated for. The error function is generated using a digital basis function to approximate the necessary shape, for example, in Fig. 6, a five line approximation is used to illustrate the technique where in each line 80, 82, 84, 86, and 88 are sections of the output levels of sections of the transfer function which can be defined by a linear equation of the form $y = mx + c$. It will be appreciated from equation 1 above that the expression $[(V_{ref+} - V_{ref-}) / 2^N]$ represents the slope M which is multiplied by the DAC code.

In figure 7 the block diagram of an implementation of the anti-function generator is indicated by the reference numeral 110. This implementation includes an Arithmetic Logic unit (ALU) 111, control logic 112 and an optional storage device or memory 113. The storage device 113 is

optional, and if present, it could be the anti-function generation memory or the anti-function coefficient generator memory.

5 Those skilled in the art will appreciate that various implementations of the anti-function generator 110 are possible, depending on the basis function selected. The control logic 112 can be used to implement multiple functions. Serial and parallel arithmetic can be used, and
10 the arithmetic operations may be made in parallel by including more basic arithmetic blocks (adders, subtractors, multipliers, dividers) depending on the operations required by the basis function. The output, x_2 , is shown as being generated by the adder/subtractor block 114, but it may also
15 be generated by the multiplier/divider block 115.

In figure 8 the block diagram of an implementation of the anti-function coefficient generator is shown, indicated by the reference numeral 100. It includes an ALU 101, a control
20 logic 102, a calibration codes memory block 103 and an optional memory 104. The control logic 102 provides the control signals for the other blocks and the strobe signal for the ADC 30, 30b, 30c. The blocks shown in figure 8 can be implemented by dedicated logic, in a similar fashion to
25 figure 7, or by programming a general-purpose processor or digital signal processor (DSP).

In practice, electrical device noise and electro-magnetic interference can cause errors to be introduced into the
30 accuracy of the calibration step. In the implementation of Figure 8 a calibration check can be used to monitor the accuracy of the calibration. Re-calibration can be initiated by providing a calibration loop defining a

calibration cycle. The calibration cycle can be run a number of times to remove random or pseudo-errors, which can be stored in the calibration coefficients from a first calibration cycle. The resolutions of the outputs x1 versus
5 x2 are a design variable. Using a larger converter resolution than is required allows converters to be calibrated more accurately i.e. resolution of x2 greater than resolution of x1 for DAC calibration and the inverse for ADCs.

10

Other basic functions which may be used to approximate the shape of the necessary anti-error function may include polynomial equations such as higher order polynomial equations.

15

An analog to digital converter (ADC) performs the inverse transfer function to a digital to analog converter (DAC). Fig. 10 shows a Single Stage ADC block diagram illustrated generally by the reference numeral 120 with a
20 sample-and-hold circuit 121(not required, but conventionally used), a DAC function 123 and a digital state machine 124 which works to drive the DAC and use COMPOUT, obtained from a comparator 122, based decisions to decide the analog input signal level. The ADC digital
25 output signal, DOUT, can be the same as the DAC input signal, DACDATA, and can also be different. They are most often the same if the DAC resolution N1 is the same as the ADC resolution, N2. Therefore, although both DACDATA and DOUT are shown on figure 10, only DACDATA may be required.
30 Although there are many other forms of ADC architecture, e.g. Delta-sigma architectures, a DAC 123, a comparator function 122 and a digital state machine 124, however simple in construction, are common to all. Therefore, it

will be appreciated by those skilled in the art that the ADC linearity transfer function errors are strongly correlated with errors in the DAC transfer function.

5 In another embodiment Figure 11 illustrates a multi-stage ADC Block Diagram generally indicated by the reference numeral 130. Multi-stage ADC, e.g. pipeline or most Delta-Sigma ADC topologies also abound, operate using what are conventionally known as sub-converters 132, 133, 135, 136
10 and 137 to provide a number of stages in conjunction with a sample and hold circuit 131 and digital summing logic 134. The residue analog signal is passed from one stage to another for further conversion. The final converted output signal corresponds to the sum (possibly digital corrected
15 or merged) version of the stages. The digital calibration system and method described is both architecture and circuit implementation independent, it can be used for single and multi-stage topologies. The ADC can also use digital transfer function calibration in a very similar,
20 but inverse, method to a DAC to achieve the desired ADC system transfer function.

Figures 12 and 13 shows a typical ADC 120 with digital anti-function correction circuit 14 illustrated generally
25 by the reference numeral 140, which is essentially the inverse of the DAC equivalent of Fig. 1. The anti-function correction circuit comprises the digital anti-function processor 16 and optional memory 18 as described in the DAC embodiment. It will be appreciated that all of the
30 subsidiary features for the DAC system and method described in detail above are equally applicable to the ADC system and method.

Figure 14 shows the ADC system 140 with digital anti-function correction. A known analog signal source is required to deliver an analog calibration signal to the ADC 120. A synchronization /control signal, shown with a dotted line 141, may be required to update the digital at the appropriate time. This synchronization may not be required if they are independently timed off a common synchronization source e.g. a reference clock. As with DAC calibration mode, the anti-function co-efficient generator 22 can calculate the error function versus the required transfer function. It is notable that the transfer function is definable by the analog signal for the ADC, which can be used deliberately to calibrate a non-linear TF, if desired. Analog signal accuracy is a calibration limit and electrical e.g. thermal, gaussian or white noise and non-electrical noise e.g. Electro-Magnetic Interference (EMI) are key concerns. The transfer function (TF) of the ADC 120 can be digitally compensated to substantially achieve the desired transfer function, within the resolution and range of a particular design, using this system and technique. It will be appreciated that the transfer function and conversion noise of the ADC 120 used to measure the required output level for DAC anti-function calibration needs to be quantified and understood in order to establish the calibration which will be achieved in a particular system embodiment.

The embodiments in the invention described with reference to the drawings comprise a computer apparatus and/or processes performed in a computer apparatus. For example the generation of the anti-function digital coefficients can be carried out by a digital signal processor (DSP) engine, micro-controller, or digital state

machine (depending on the application), connected to a memory. Instructions to generate parameters for the anti-function coefficients are stored on the memory, for example on an EEPROM. A logic implementation of the function for the DSP engine can be supplied or programmed depending on the application required. The invention also extends to computer programs, particularly computer programs to carry out the instructions are stored on or in a carrier adapted to bring the invention into practice, for example C++. The program may be in the form of source code, object code, or a code intermediate source and object code, such as in partially compiled form or in any other form suitable for use in the implementation of the method according to the invention. The carrier may comprise a storage medium such as ROM, e.g. CD ROM, or magnetic recording medium, e.g. a floppy disk or hard disk. The carrier may be an electrical or optical signal which may be transmitted via an electrical or an optical cable or by radio or other means.

Although specific features of the invention are shown in some drawings and not in others, this is for convenience only as each feature may be combined with any or all of the other features in accordance with the invention. The words "including", "comprising", "having", and "with" as used herein are to be interpreted broadly and comprehensively and are not limited to any physical interconnection. Moreover, any embodiments disclosed in the subject application are not to be taken as the only possible embodiments.

30

Other embodiments will occur to those skilled in the art and are within the following claims.

Claims

1. A digitally compensated digital to analog converter system comprising:

5

a digital to analog converter;

10

a storage device for storing anti-function digital coefficients corresponding to an error function of the digital to analog converter; and

15

an anti-function processor for applying generated anti-function digital coefficients to the digital input of the digital to analog converter for digitally compensating for the error function of the digital to analog converter.

20

2. The digitally compensated digital to analog converter system of claim 1 further including an anti-function coefficient generator system for generating said anti-function digital coefficients.

25

3. The digitally compensated digital to analog converter system of claim 2 in which said anti-function coefficient generator system includes an analog to digital converter with its input connected to the output of said digital to analog converter and said anti-function generator for delivering in, a calibration mode, selected codes through a switching device to said digital to analog converter and receiving from the analog to digital converter a digital representation of the analog output, from said digital to analog converter.

30

4. The digitally compensated digital to analog converter system of claim 2 in which said anti-function coefficient generator system includes an anti-function coefficient generator and a switching device for interconnecting said digital anti-function processor with said digital to analog converter in a correction mode and interconnecting said anti-function coefficient generator with said digital to analog converter in a calibration mode.
5. The digitally compensated digital to analog converter system of claim 4 in which said anti-function generator system includes a storage device for storing the generated anti-function digital coefficients.
6. The digitally compensated digital to analog converter system of claim 4 in which said anti-function generator system includes a microprocessor.
7. The digitally compensated digital to analog converter system of claim 1 in which the anti-function digital coefficients are generated from the error function of the digital to analog converter corresponding to the digital input data.
8. The digitally compensated digital to analog converter system of claim 7 in which the error function and a digital basis function are used to calculate the anti-function digital coefficients.
9. The digitally compensated digital to analog converter system of claim 8 in which the digital basis function is a transfer function having multi section output levels.

10. The digitally compensated digital to analog converter system of claim 8 in which the basis function is a linear transfer function.

5

11. The digitally compensated digital to analog converter system of claim 8 in which the digital basis function is an orthogonal basis function.

10 12. The digitally compensated digital to analog converter system of claim 1 and 2 wherein said anti-function coefficients are provided by an analog to digital converter measuring an analog output of said digital to analog converter to generate a digital signal supplied to said
15 anti-function coefficient generator.

13. The digitally compensated digital to analog converter system of claim 3 in which said anti-function generator comprises an Arithmetic Logic Unit (ALU) and control logic
20 with means to implement multiple digital basis functions to provide said anti-function digital coefficients.

14. The digitally compensated digital to analog converter system of claim 13 wherein said anti-function generator
25 further comprises an optional storage device having anti-function coefficient memory.

15. The digitally compensated digital to analog converter system of claim 13 wherein said control logic comprises
30 means for providing control signals to said anti-function coefficient generator and to a strobe signal to said analog to digital converter.

16. The digitally compensated digital to analog converter system of claim 4 wherein said system comprises means for said calibration mode to be re-run a number of times to reduce errors during said correction mode.

5

17. A digitally compensated digital to analog converter system comprising:

a digital to analog converter;

10

an anti-function coefficient generator system for generating anti-function digital coefficients corresponding to the error function of the digital to analog converter; and

15

an anti-function processor for applying the anti-function digital coefficients to the digital input to the digital to analog converter for digitally compensating for the error function of the digital to analog converter.

20

18. The digitally compensated digital to analog converter system of claim 17 in which said anti-function coefficient generator system includes an anti-function coefficient generator and a switching device for interconnecting said digital anti-function processor with said digital to analog converter in a correction mode and interconnecting said anti-function coefficient generator with said digital to analog converter in a calibration mode.

25

19. The digitally compensated digital to analog converter system of claim 18 in which said anti-function coefficient generator system includes an analog to digital converter with its input connected to the output of said digital to

30

analog converter and said anti-function generator for delivering in said calibration mode selected codes through said switching device to said digital to analog converter and receiving from the analog to digital converter a
5 digital representation of the analog output, from said digital to analog converter.

20. The digitally compensated digital to analog converter system of claim 19 in which said anti-function generator
10 system includes a microprocessor.

21. A digitally compensated analog to digital converter system comprising:

15 an analog to digital converter;

a storage device for storing anti-function digital coefficients corresponding to an error function of the analog to digital converter; and

20 an anti-function processor for applying generated anti-function digital coefficients to the digital output of the analog to digital converter for digitally compensating for the error function of
25 the analog to digital converter.

22. A digitally compensated signal converter system comprising:

30 a signal converter;

a storage device for storing anti-function digital coefficients corresponding to an error

function of the signal converter; and

5 an anti-function processor for applying generated anti-function digital coefficients to a digital signal of the signal converter for digitally compensating for the error function of the signal converter.

23. A method of digitally compensating a digital to analog
10 converter comprising:

receiving digital input data for a digital to analog converter;

15 supplying anti-function digital coefficients derived from the error function of the digital to analog converter corresponding to the digital input data; and

20 applying the anti-function digital coefficients to said digital input data to precondition said digital input data to compensate for the error function of said digital to analog converter.

25 24. The method of claim 23 in which supplying anti-function digital coefficients includes generating said error function.

30 25. The method of claim 23 in which generating said error function includes providing a digital input code to said digital to analog converter, measuring the corresponding output of said digital to analog converter and calculating said error function from said measured output of said

digital to analog converter.

26. The method of claim 23 in which supplying anti-function digital coefficients includes selecting a digital basis function, and calculating from said digital basis function and said error function the anti-function digital coefficient corresponding to the provided digital output code.
27. The method of claim 23 comprising the further step of storing said anti-digital coefficients in a storage device.
28. The method of claim 23 comprising the further steps of:
- measuring an analog output of said digital to analog converter;
 - providing an analog to digital converter to generate a digital signal from said analog output; and
 - supplying said digital signal to an anti-function coefficient generator.
29. A method as claimed in claim 28 comprising the step of providing calibrated control signals to said anti-function coefficient generator and to a strobe signal to said analog to digital converter.
30. A method as claimed claim 29 comprising the additional step of using said calibrated control signals in a calibration mode in a calibration loop defining a calibration cycle, wherein said calibration cycle is run at

least once.

31. A method of generating anti-function digital coefficients for a digital to analog converter comprising:

5

selecting a digital basis function;

providing a digital input code to the digital to analog converter;

10

measuring the output of the digital to analog converter corresponding to that input code;

15

calculating from the measured output the error function of the digital to analog converter; and

calculating from the error function and the digital basis function the anti-function digital coefficients.

20

32. A method of digitally compensating an analog to digital converter comprising:

25

receiving analog to digital converter digital signal data;

30

supplying anti-function digital coefficients derived from the error function of the analog to digital converter corresponding to the digital signal data; and

applying the anti-function digital coefficients to said digital input data to precondition said

digital input data to compensate for the error function of said analog to digital converter.

33. A method of digitally compensating a signal converter
5 comprising:

receiving signal converter digital signal data
for;

10 supplying anti-function digital coefficients
derived from the error function of the signal
converter corresponding to the digital signal
data; and

15 applying the anti-function digital coefficients
to said digital signal data to precondition said
digital signal data to compensate for the error
function of said signal converter.

20 34. A computer program comprising program instructions for
causing a computer to perform the method of any one of
claims 23 to 33.

25 35. A computer program as claimed in claim 34 embodied on a
record medium

36. A computer program as claimed in claim 34 embodied on a
carrier signal.

30 37. A computer program as claimed in claim 34 embodied on a
read-only memory.

THIS PAGE BLANK (USPTO)

1/9




FIG. 1




FIG. 2




FIG. 3A

JG12 Rec'd PCT/PTC 21 MAR 2005

THIS PAGE BLANK (USPTO)

2/9




FIG. 3B

JC12 Rec'd PCT/PTC 21 MAR 2005

THIS PAGE BLANK (USPTO)

3/9




FIG. 3C




FIG. 3D

JG12 Rec'd PCT/PTC 21 MAR 2005

THIS PAGE BLANK (USPTO)




FIG. 4

JC12 Rec'd PCT/PTC 21 MAR 2005

THIS PAGE BLANK (USPTO)

5/9


CORRECTION MODE

FIG. 5

JC12 Rec'd PCT/PTC 21 MAR 2005

THIS PAGE BLANK (USPTO)

6/9




FIG. 6




FIG. 7

JC12 Rec'd PCT/PT 21 MAR 2005

THIS PAGE BLANK (USPTO)

7/9






FIG. 8

FIG. 9
(PRIOR ART)




JC12 Rec'd PCT/PTC 21 MAR 2005

THIS PAGE BLANK (USPTO)



THIS PAGE BLANK (USPTO)

9/9



JC12 Rec'd PCT/PTC 21 MAR 2005

THIS PAGE BLANK (USPTO)

INTERNATIONAL SEARCH REPORT

International: lication No

PCT/IE 03/00129

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H03M1/10

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H03M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 02 01739 A (AIRNET COMM CORP) 3 January 2002 (2002-01-03) abstract; figures 3,4 column 1, line 18 column 3, line 21 - line 32 column 4, line 51 -column 5, line 10 column 7, line 10 - line 40 column 8, line 52 - line 67	1-37
A	EP 1 061 652 A (SIEMENS INF & COMM NETWORKS) 20 December 2000 (2000-12-20)	

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

A document defining the general state of the art which is not considered to be of particular relevance

E earlier document but published on or after the international filing date

L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

O document referring to an oral disclosure, use, exhibition or other means

P document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

* & * document member of the same patent family

Date of the actual completion of the international search

17 February 2004

Date of mailing of the international search report

27/02/2004

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Oliveira, J.

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No
PCT/EP 03/00125

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
WO 0201739	A	03-01-2002	WO 0201739 A1	03-01-2002
			AU 6057100 A	08-01-2002
EP 1061652	A	20-12-2000	IT MI991315 A1	14-12-2000
			EP 1061652 A2	20-12-2000

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☒ **BLACK BORDERS**
- ☒ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☒ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)